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Abstract-Derivations of some properties for
multistage interconnection(MIN) will be presented
in this paper. These derivations are focused on
baseline network, data manipulator(modified
version), flip network, indirect binary n-cube
network, omega network, and regular SW banyan
network with spread and fanout of 2(S=F=2). The
derivations contain two parts; part I is a
supplementary proof of equations (I) and (2) in [8],
part 2 is a proof of connectivity between stages for
various MIN as mentioned above. We may use the
proof of part 2 to build fault-tolerant feature in
various MIN networks.
I. INTRODUCTION
The asynchronous transfer mode(ATM) is the
transport technique for the broadband ISDN
recommended by CCITT. It requires fast packet
(cell) switching. Among the switches have been
proposed, self-routing switches which apply a banyan
network are suitable candidates because of their
inherent parallel processing ability. Among the
banyan networks that were included in this category
were baseline network[ I], data manipulator(modified
version)[2], flip network[4], indirect binary n-cube
network[5], omega network[6], and regular SW
banyan network with spread and fanout of
2(S=F=2)[3],[7]. Each of these networks consists of
a set of N input terminals and the set of N output
terminals are two disjoint sets of terminals. All these
networks are capable of connecting an arbitrary input
terminal to an arbitrary output terminal. But
simultaneous connections of more than one terminal
pair may result in conflicts in the communication
path within the logic cells.
This paper evaluates the properties among these
networks. The paper is divided into two main parts.
Part I was a supplementary proof of equations (I)
and (2) in [8]. In [8], the authors have escaped some
important steps in their derivations, so part I serves
as a supplementary reading for that purpose. Part II
is a new property that not yet explored by other
researchers. The authors of this paper believe that it
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may has practical implication that lead to
constructing fault-tolerant networks among the
MIN.
For further clarification, please refer to [I] for
all the network figures and mathematical notations
that were mentioned in this paper.
2. PART I'S PROOF
Before the proofof equations (I) and (2) in [I],
one property of baseline network should be
understood first. Let us called it reverse property of
baseline network. The property stated that:
In phase I test (a// the 2x2 SE in direct
connection), a network with the source terminal =
PIPI-1PI-2 Po and destination terminal
=zlzl_lzl_2 .z0, then ZI_,=P"
In phase 2 test (a// the 2x2 SE in crossed
connection), a network with the source terminal =
PI PI-I PI-2 ..·....·Po and destination terminal
=zlzl_1 zl_2 ..···zo,then ZI_i =Pi'
Phase 1 test
For a network source terminal A= alal_I ...aO
and destination terminal Z= zIZI_I .... .zO. The in-path
link in level i+1 will be (ZI .....ZI_i+lal ....
.... ai+lzl_i)i+l. We use input terminal(source
terminal) as PI PI-I'''PO . Therefore, we have
in-path link in
level i+ I is = <,ZIZI-I ...·ZI-I+I,fI ..Pi+1 ZI_I)i+1
, blls (I-,+i) bils
Let ;=0,
Input at (PI"'PO)O = Input at (PI,,,PI Z1)1
but ZI = Po ' therefore,
Let i=2,
Let i=I,
Input at (p/",PO)I = Input at (z/p/",P2 zl-Ih
but z, =Po and Z '_I =PI' therefore,
Input at Input at
- -(POP/",P2 PI h = (POZ,_I P/"P3 z'-2 h
- -
but Z'_I = Pt and Z/_2= P2 ,therefore,
Input at Input at
- --
(PoP/,,,P2Pth= (POPIPI,,,P3P2h (2.6)
Let ;=2, Let i=3,
Input at (PoP/",PI h =Input at (Poz/-IP",P3 Z/-2h
but Z/_I =PI and Z/_2= P2' therefore,
Input at Input at
-- --(Po PIP/,,,P3 P2 h =(Po Plz'-2P/"P4 Z'-3)4
but Z/_2 = P2 and Z/-3 = P3 ' therefore,
By observing equations (2.1 ),(2.2) and (2.3), we
can conclude that
which is the same as equation (I) in [I]. Next we will
prove the equation (2) in [1].
Input at Input at
(p, P'-I ....PO)O =(POPI",Pi-2P/,,,PH)i
for phase I, 0 < ; $ I + I
which is the same as equation (2) in [1].
(2.7)
Input at Input at
(Po PIP""P3P2h =(Po PI P2P/"P4P3)4
Input at Input at
(p/ P/-I ....PO)O =(Po PI····P'-2P/ ....Pi P,-l)i
for phase 2,0 < i $ I + I
By observing equations (2.4),(2.5) and (2.6),
and (2.7) we can conclude that
(2.3)
Input at Input at
(PoP/",Plh = (POPIP/",P3P2)3
Phase 2 test
For a network source terminal A= a,a'_I ...ao
and destination terminal Z= z/z,_ J .... .zo. The in-path
link in level i+1 will be (z, .....z'_I+la/ ....
.... a,+1Z'_i )/+1 • We use input terminal(source
terminal) as p/ P'-I"'PO' Therefore, we have
in-path link in
level i+1 is = (z/z/-I ....Z'_i+IP/ ..Pi+lz'_I)i+l
DKD~
I bus (1-/+1) bits
Let i=O,
3. PART 2'5 PROOF
For the six networks architecture we mentioned
above, we found all of the networks have one
common property. The property stated that: two
switch elements(SEs) in stage i will connect directly
to stage i+ I and the connections is independent of i
and N where 0 ~ i < I, I =log 2 N, N is the
number of input terminals. An example is given; in
figure 3.0, Soo and So, in stage 0 are connected
directly to two same SE;S,o andSu in stage I
The connectivity of baseline network was defined
as:
but z/ =Po ' therefore,
Let i=1,
Input at (p, ...Po), = Input at (z, P,,,:P2 zl-1 h
but z/ =Po and Z/_1 =PI , therefore,
a?[(p/ P/-I ....·..PI)i] =(p/ ..·..PI-i+1 op,-' ..·..P2)i+1
for link (p, P,_I PI 0) i+I, 0 $ i < I
(3.0)
and
a/I [(PI P'_I ..·....PI)'] =(p/ .. ·..p,-I+llp,_/ ....·P2 )i+1
for link (p/ P/-I .......PIl)i+l. 0 $ i < I
(3.1)
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becomes the least significant bit. It happens when
i=/ -1, by this time equations 3.2 and 3.3 will be
figll1'dO:
baseli1lil network
ag[(PI PI-I· P\)o] = (PI PI-I···· ..·P2 0)1 (3.6)
a&[(PI PI-I ·PI)O] =(PI PI-I .......P21). (3.7)
therefore 0 and I in left bit fields in equations 3.2 and
3.3 are independent of the value of i and /. For
every value of i, 0 and 1 in the right hand of the
equations 3.0 and 3.1 will cause two same switching
element connected to their respective switching
elements. Let us take some examples to illustrate our
idea.
If;=O, / =3, equations 3.0 and 3.1 will be
a8[(P3P2PJ)0] =(OP3 P2)1 (3.8)
a6[(PJP2PJ)0] = (lP3P2)1 (3.9)
Let us randomly substitute P3 =1 and P2 =1, we will
have
Since value of PI can either be 0 or I, therefore we
have switch element 110, 111 connected to 011 and
III from stage ;=0 to stage i=1. The complete
permutation of P3' P2 and PI will make a
complete connections from stage ;=0 to i=1.
If i=1, / =3, equations 3.0 and 3.1 will be
ag[(P3P2PI)d =(P3 0P2 h (3.12)
aM(P3P2P\)d=(P31P2h (3.13)
Let us randomly substitute P3= I and P2= I, we will
have
Since value of PI can either be 0 or I, therefore we
have switch element 110, III connected to 101 and
III from stage i=1 to stage ;=2. The complete
permutation of P3 ,P2 and PI will make a
complete connections from stage i= I to i=2.
If i=2, / =3, equations 3.0 and 3.1 will be
ag[(P3P2Plh] = (P3P20h (3.16)
a&[(P3P2P\ h] =(P3P2 1h (3.17)
the cx,'s describe the interconnection by mapping a
switching element in stage i to two switching
elements in stage i+ I, one element per link "out of"
the switching element in stage i.
By calculating the number of bits, we have the
following new label of number of bits in the right
hand side of that equation.
a~[EmfPI-I·······PI)i] =(PI ....·PI-I+I 0PI_I ..·..P2 );+1
~DK /(i+I) bits (/-1-1) bits
(3.2)
a! [(PI PI_I ...... ·PI)j] =(PI·....PI-i+llpl-i .. ·.·P2)i+1
, ''---y-----J(i+l) biU (1-1-1) bus
(3.3)
the label of number of bits in right hand of equations
3.2 and 3.3 contains two fields, let us called it right
bit field and left bit field. Right bit field refers to
right hand label and left bit field refers to left hand
label. The left bit fie Ids contained (i+ I)bits, since l~
i< /, the numbers of bits will keep on increasing
from I bit to I bits when i increase from 0 to (I.
l)bits.
When i=O, equations 3.2 and 3.3 will be
ag[(PI PI-I ..·· ..·PI)O] = (OPI PI-I ....·..P2)1 (3.4)
a~ [(PI PI-I ....·..P\)o] =(ipi PI-I·· ..·..P2)\ (3.5)
By observing the right hand side of equations 3,2
and 3.3 carefully, the 0 in equation 3.2 and I in
equation 3.3 will shift gradually to right side until it
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ag[(llpl)O] = (011).
a&[(1lp\)o] =(111)\
ag[(1IPI)I] = (101h
a&[(I1PI)d = (lllh
(3.10)
(3.11)
(3.14)
(3.15)
Let us randomly substitute P3 =1 and P2 =1, we will
have
Since value of PI can either be 0 or I, therefore we
have switch element 110, III connected to 110 and
III from stage i=2 to stage i=3. The complete
permutation of P3' P2 and PI will make a
complete connections from stage i=2 to i=3.This end
ofour proof for baseline network.
The proofs for the rest of the networks are quite
similar to baseline. Therefore we have completed the
proofs ofour properties.
ag[(l IPI h] =(llOh
a6[(llplh] = (llih
(3.18)
(3.19)
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4.0 CONCLUSION
Since we know that two SE in stage i will
connect directly to two same SE in stage i+1.
Therefore the six MINs we have mentioned above
inherently provided a feature of fault-tolerant, i.e: if
one SE in stage i in faulty stage, we can use some
components to bypass that faulty SE and redirect the
cells to the normal SE.
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